## CLAIM

1. A design method of a semiconductor integrated circuit:

wherein the semiconductor integrated circuit comprising a plurality of logic blocks comprises:

5

10

15

20

25

first logic circuits each including a first group of registers to which an external data is written in a first latching firstly after the external data is input and a first control circuit for controlling the first group of resisters; and

second logic circuits each including a second group of registers to which the external data is not written in a second latching firstly after the external data is input and a second control circuit for controlling the second group of registers in accordance with a first output signal from the first logic circuit,

wherein the design method comprises the steps of:

first designing layout and timing verification of the first logic circuits and first control lines and first data lines between the plurality of logic blocks; and

second designing layout and timing verification of one of the second logic circuits.

2. The design method of the semiconductor integrated circuit according to claim 1,

wherein each of the second logic circuits comprises a plurality of logic sub-blocks comprising:

a third logic circuits each including a third group of 30 registers to which a data input to each of the second logic

circuit is written in a third latching firstly after the data being input and a third control circuit for controlling the third group of registers; and

a fourth logic circuit including a fourth group of registers to which the data input to each of the second logic circuit is not written in a fourth latching firstly after the data being input and a fourth control circuit for controlling the fourth group of registers in accordance with a second output signal from the third logic circuit,

5

10

15

25

wherein the second designing layout and timing verification step comprises:

designing layout and timing verification of the third logic circuits and second control lines and second data lines between the plurality of logic sub-blocks; and

designing layout and timing verification of one of the fourth logic circuits.

- 3. A semiconductor integrated circuit comprising:
- a plurality of logic blocks each comprising
- a first logic circuit including an external data is written in a first latching firstly after the external data is input and a first control circuit for controlling the first group of resisters; and
  - a second logic circuit including a second group of registers to which the external data is not written in a second latching firstly after the external data is input and a second control circuit for controlling the second group of registers in accordance with a first output signal from the first logic circuit,
- 30 wherein the first logic circuit and the second logic

PCT/JP2004/016174

circuit are disposed separately.

4. The semiconductor integrated circuit according to claim 3,

wherein each of the logic blocks comprises a plurality of logic sub-blocks each comprising:

a third logic circuit including a third group of registers to which a data input to each of the second logic circuit is written in a third latching firstly after the data being input and a third control circuit for controlling the third group of registers; and

a fourth logic circuit including a fourth group of registers to which the data input to each of the second logic circuit is not written in a fourth latching firstly after the data being input and a fourth control circuit for controlling the fourth group of registers in accordance with a second output signal from the third logic circuit, and

wherein the third logic circuit and the fourth logic circuit are disposed separately.

20

5

10

15

5. The semiconductor integrated circuit according to claim 3, wherein the first group of registers is constituted by a register to which the external data is directly input.

25

30

The semiconductor integrated circuit according to claim 3,

wherein each of the logic blocks comprises a circuit for adjusting timing of a generated control signal and the control signal is not output from each of the logic blocks.

- 7. A design tool of a semiconductor integrated circuit:
  wherein the semiconductor integrated circuit comprising
  a plurality of logic blocks comprises:
- first logic circuits each including a first group of registers to which an external data is written in a first latching firstly after the external data is input and a first control circuit for controlling the first group of resisters; and
- second logic circuits each including a second group of registers to which the external data is not written in a second latching firstly after the external data is input and a second control circuit for controlling the second group of registers in accordance with a first output signal from the first logic circuit,

wherein the design tool executes:

first designing layout and timing verification of the first logic circuits and first control lines and first data lines between the plurality of logic blocks; and

- second designing layout and timing verification of one of the second logic circuits.
  - 8. The design tool of the semiconductor integrated circuit according to claim 7,
- wherein each of the logic blocks comprises a plurality of logic sub-blocks each comprising:

30

a third logic circuit including a third group of registers to which a value can be externally written in a first latching after external data being input and a control circuit for controlling the third group of registers; and

WO 2005/043617 PCT/JP2004/016174 22

a fourth logic circuit including a fourth group of registers to which a value cannot be externally written in a first latching after external data being input and a control circuit for controlling the fourth group of registers in accordance with an output signal from the third logic circuit, and

wherein the second design step executes:

5

10

a third design step for performing layout and timing verification of a logic circuit that includes a signal line between the logic sub-blocks and the third logic circuit; and

a fourth design step for performing layout and timing verification of the fourth logic circuit in each of the logic sub-blocks independently.